Products
Manufacturer
RFQ
NEWS
ContactSNJ54LS05W
- Delivery:
- Payment:
In Stock
Please send RFQ , we will respond immediately.
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
You may place an order without registering to Chip Smart.
We strongly suggest you sign in before purchasing as you
can track your order in real time.
For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.
RFQ (Request for Quotations)It is recommended to request for quotations to get the latest
prices and inventories about the part.
Our sales will reply to
your request by email within 24 hours.
1. You'll receive an order information email in your inbox.
(Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some
extent, the sales manager is going to reconfirm the order and let you know if there
are any updates.
Shipping starts at $40, but some countries will exceed $40. For
example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time
zone and country.
Currently, our products are shipped through DHL, FedEx, SF, and UPS.
Delivery TimeOnce the goods are shipped, estimated delivery time depends on the shipping methods you chose:
FedEx International, 5-7 business days.
The following are some common countries' logistic time.
| Parameters | |
|---|---|
| Lifecycle Status | ACTIVE (Last Updated: 3 days ago) |
| Mount | Surface Mount |
| Number of Pins | 14 |
| Number of Terminations | 14 |
| ECCN Code | EAR99 |
| Max Operating Temperature | 125°C |
| Min Operating Temperature | -55°C |
| HTS Code | 8542.39.00.01 |
| Subcategory | Gate |
| Packing Method | TUBE |
| Technology | TTL |
| Terminal Position | DUAL |
| Terminal Form | FLAT |
| Peak Reflow Temperature (Cel) | NOT SPECIFIED |
| Number of Functions | 6 |
| Supply Voltage | 5V |
| Terminal Pitch | 1.27mm |
| Reach Compliance Code | not_compliant |
| Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
| Pin Count | 14 |
| Qualification Status | Not Qualified |
| Output Type | TTL |
| Operating Supply Voltage | 5V |
| Number of Elements | 6 |
| Polarity | Inverting |
| Power Supplies | 5V |
| Temperature Grade | MILITARY |
| Max Supply Voltage | 5.5V |
| Min Supply Voltage | 4.5V |
| Load Capacitance | 15pF |
| Propagation Delay | 32 ns |
| Family | LS |
| Logic Function | Buffer |
| Output Characteristics | OPEN-COLLECTOR |
| Logic IC Type | INVERTER |
| Max I(ol) | 0.008 A |
| Screening Level | MIL-PRF-38535 |
| High Level Output Current | -100μA |
| Low Level Output Current | 4mA |
| Schmitt Trigger | NO |
| Height | 2.03mm |
| Length | 9.21mm |
| Width | 5.97mm |
| Thickness | 1.59mm |
| RoHS Status | Non-RoHS Compliant |
| Lead Free | Contains Lead |
SNJ54LS05W Overview
A total of 14 terminations are present. With a supply voltage of 5V, high efficiency is possible. Its recommended mounting way is Surface Mount. On this board, there is a pin count of 14. Operation is performed using the 14 pins. The clock divider is located in Gate. To maintain reliability, it operates at a minimum working temperature of -55°C degrees Celsius. By operating at 125°C degrees Celsius, stable operation is enabled. The gadget belongs to the LS family. INVERTER is the value of the logic IC used in this circuit. There is a 5V volt supply attached to it. A maximum of 5.5V V can be supplied to it. A source voltage of 4.5V is as low as possible. The supply voltage should be kept at 5V for maximum efficiency. The method is based on TUBE. The total number of elements is 6. An output configuration of TTL has been used.
SNJ54LS05W Features
14 terminations
Gate subcategory
logic IC type of INVERTER
SNJ54LS05W Applications
There are a lot of Texas Instruments SNJ54LS05W Clock Buffers & Drivers applications.
- Internet of Things
- Dual core processor workstations and servers
- High-speed flip-flop
- High speed line receiver
- Radar
- Window comparator
- Data communication
- Tower server
- Storage area network
- DDR4 JEDEC standard LRDIMM design
