Products
Manufacturer
RFQ
NEWS
ContactSI5330L-A00230-GM
1 Circuit 350MHz 1.8V 1:4 Clock Buffer QUAD SI5330 24 Pins 24-VFQFN Exposed Pad
- Manufacturer: Silicon Labs
- NO: 715-SI5330L-A00230-GM
- Package: 24-VFQFN Exposed Pad
- Datasheet:
- Stock: 9719
- Description: 1 Circuit 350MHz 1.8V 1:4 Clock Buffer QUAD SI5330 24 Pins 24-VFQFN Exposed Pad(Kg)
- Delivery:
- Payment:
In Stock
Please send RFQ , we will respond immediately.
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
You may place an order without registering to Chip Smart.
We strongly suggest you sign in before purchasing as you
can track your order in real time.
For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.
RFQ (Request for Quotations)It is recommended to request for quotations to get the latest
prices and inventories about the part.
Our sales will reply to
your request by email within 24 hours.
1. You'll receive an order information email in your inbox.
(Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some
extent, the sales manager is going to reconfirm the order and let you know if there
are any updates.
Shipping starts at $40, but some countries will exceed $40. For
example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time
zone and country.
Currently, our products are shipped through DHL, FedEx, SF, and UPS.
Delivery TimeOnce the goods are shipped, estimated delivery time depends on the shipping methods you chose:
FedEx International, 5-7 business days.
The following are some common countries' logistic time.
| Parameters | |
|---|---|
| Mount | Surface Mount |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Number of Pins | 24 |
| Weight | 41.191857mg |
| Operating Temperature | -40°C~85°C |
| Packaging | Tray |
| Published | 1997 |
| Part Status | Obsolete |
| Moisture Sensitivity Level (MSL) | 2 (1 Year) |
| Number of Terminations | 24 |
| Type | Fanout Buffer (Distribution), Translator |
| Subcategory | Clock Drivers |
| Voltage - Supply | 1.71V~3.63V |
| Terminal Position | QUAD |
| Number of Functions | 1 |
| Supply Voltage | 1.8V |
| Terminal Pitch | 0.5mm |
| Base Part Number | SI5330 |
| Output | LVDS |
| Pin Count | 24 |
| Number of Outputs | 4 |
| Number of Circuits | 1 |
| Propagation Delay | 2.5 ns |
| Frequency (Max) | 350MHz |
| Input | CMOS, HSTL, LVTTL, SSTL |
| Ratio - Input:Output | 1:4 |
| Differential - Input:Output | No/Yes |
| Max Duty Cycle | 55 % |
| fmax-Min | 350 MHz |
| Duty Cycle | 55 % |
| Height Seated (Max) | 0.9mm |
| Radiation Hardening | No |
| RoHS Status | RoHS Compliant |
SI5330L-A00230-GM Overview
As far as the case type is concerned, the cut smart buffer is available in 24-VFQFN Exposed Pad. It's?packaged?in?the?form?of?a Tray. In normal operation, 350MHz is the maximum value. It contains 24 terminations. With a supply voltage of 1.8V, high efficiency is possible. It's?set?up?in?the?way?of?Surface Mount. An electronic component classified as Fanout Buffer (Distribution), Translator is categorized as such. The temperature should be set to -40°C~85°C to ensure reliable performance. The clock switch should operate with a voltage of 1.71V~3.63VV. Its recommended mounting way is Surface Mount. There are 24 pins on the clock buffer. The output is LVDS. It is operated by using 24 pins. There is a family of objects known as the SI5330. There is a circuit clock contained within Clock Drivers that is responsible for this function. Default settings are set to output 4.
SI5330L-A00230-GM Features
24 terminations
The operating temperature of -40°C~85°C degrees
Clock Drivers subcategory
SI5330L-A00230-GM Applications
There are a lot of Silicon Labs SI5330L-A00230-GM Clock Buffers & Drivers applications.
- Other clock/data distribution
- Defense and aerospace equipment
- Consumer Electronics
- Handheld test instruments
- Radar
- Industrial automation control system
- DDR4 JEDEC standard LRDIMM design
- 5G
- Zero crossing detector
- Host bus adapter card
