Products
Manufacturer
RFQ
NEWS
Contact8543BGLF
1 Circuit 800MHz 3.3V Clock Buffer DUAL 20 Pins TSSOP
- Manufacturer: Integrated Device Technology (IDT)
- NO: 378-8543BGLF
- Package: TSSOP
- Datasheet:
- Stock: 7220
- Description: 1 Circuit 800MHz 3.3V Clock Buffer DUAL 20 Pins TSSOP(Kg)
- Delivery:
- Payment:
In Stock
Please send RFQ , we will respond immediately.
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
You may place an order without registering to Chip Smart.
We strongly suggest you sign in before purchasing as you
can track your order in real time.
For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.
RFQ (Request for Quotations)It is recommended to request for quotations to get the latest
prices and inventories about the part.
Our sales will reply to
your request by email within 24 hours.
1. You'll receive an order information email in your inbox.
(Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some
extent, the sales manager is going to reconfirm the order and let you know if there
are any updates.
Shipping starts at $40, but some countries will exceed $40. For
example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time
zone and country.
Currently, our products are shipped through DHL, FedEx, SF, and UPS.
Delivery TimeOnce the goods are shipped, estimated delivery time depends on the shipping methods you chose:
FedEx International, 5-7 business days.
The following are some common countries' logistic time.
| Parameters | |
|---|---|
| Factory Lead Time | 7 Weeks |
| Contact Plating | Tin |
| Mount | Surface Mount |
| Package / Case | TSSOP |
| Number of Pins | 20 |
| Weight | 190.990737mg |
| Published | 2007 |
| JESD-609 Code | e3 |
| Pbfree Code | yes |
| Part Status | Active |
| Moisture Sensitivity Level (MSL) | 1 |
| Number of Terminations | 20 |
| ECCN Code | EAR99 |
| Max Operating Temperature | 70°C |
| Min Operating Temperature | 0°C |
| Subcategory | Clock Drivers |
| Terminal Position | DUAL |
| Terminal Form | GULL WING |
| Peak Reflow Temperature (Cel) | 260 |
| Number of Functions | 1 |
| Supply Voltage | 3.3V |
| Terminal Pitch | 0.65mm |
| Pin Count | 20 |
| Number of Outputs | 4 |
| Operating Supply Voltage | 3.3V |
| Temperature Grade | COMMERCIAL |
| Number of Circuits | 1 |
| Max Supply Voltage | 3.465V |
| Min Supply Voltage | 3.135V |
| Operating Supply Current | 50mA |
| Propagation Delay | 2.6 ns |
| Frequency (Max) | 800MHz |
| Output Characteristics | 3-STATE |
| Input | CML |
| Logic IC Type | LOW SKEW CLOCK DRIVER |
| Height | 1mm |
| Length | 6.5mm |
| Width | 4.4mm |
| Thickness | 1mm |
| Radiation Hardening | No |
| RoHS Status | RoHS Compliant |
| Lead Free | Lead Free |
8543BGLF Overview
There is a case available for the cut smart buffer in TSSOP. Normal operation is limited to 800MHz. It contains 20 terminations. With a supply voltage of 3.3V, it is possible to achieve a high level of efficiency. It is located in the way of Surface Mount. The clock buffer contains 20 pins. Operation is performed using the 20 pins. The clock divider is located in Clock Drivers. It is designed to operate at a minimum temperature of 0°C in order to maintain reliability. Stable operation is enabled by the maximum operating temperature of 70°C. LOW SKEW CLOCK DRIVER is the value of the logic IC used. It is set to output 4 by default. A maximum of 3.465V V can be supplied to it. With a source voltage of 3.135V, it is possible to achieve optimal results. Keeping the supply voltage at 3.3V is the key to maximizing the efficiency of the system.
8543BGLF Features
20 terminations
Clock Drivers subcategory
logic IC type of LOW SKEW CLOCK DRIVER
8543BGLF Applications
There are a lot of Integrated Device Technology (IDT) 8543BGLF Clock Buffers & Drivers applications.
- Handheld test instruments
- Industrial automation control system
- Big data
- OTN
- Synchronous digital system
- Mass storage system
- Oscilloscope and logic analyzer front ends
- Hardware accelerator
- Data communication
- Peak detection
