Products
Manufacturer
RFQ
NEWS
Contact854105AGLF
1 Circuit 250MHz 3.3V Clock Buffer DUAL 16 Pins TSSOP
- Manufacturer: Integrated Device Technology (IDT)
- NO: 378-854105AGLF
- Package: TSSOP
- Datasheet:
- Stock: 657
- Description: 1 Circuit 250MHz 3.3V Clock Buffer DUAL 16 Pins TSSOP(Kg)
- Delivery:
- Payment:
In Stock
Please send RFQ , we will respond immediately.
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
You may place an order without registering to Chip Smart.
We strongly suggest you sign in before purchasing as you
can track your order in real time.
For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.
RFQ (Request for Quotations)It is recommended to request for quotations to get the latest
prices and inventories about the part.
Our sales will reply to
your request by email within 24 hours.
1. You'll receive an order information email in your inbox.
(Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some
extent, the sales manager is going to reconfirm the order and let you know if there
are any updates.
Shipping starts at $40, but some countries will exceed $40. For
example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time
zone and country.
Currently, our products are shipped through DHL, FedEx, SF, and UPS.
Delivery TimeOnce the goods are shipped, estimated delivery time depends on the shipping methods you chose:
FedEx International, 5-7 business days.
The following are some common countries' logistic time.
| Parameters | |
|---|---|
| Package / Case | TSSOP |
| Number of Pins | 16 |
| Published | 2007 |
| JESD-609 Code | e3 |
| Pbfree Code | yes |
| Part Status | Active |
| Moisture Sensitivity Level (MSL) | 1 |
| Number of Terminations | 16 |
| ECCN Code | EAR99 |
| Max Operating Temperature | 70°C |
| Min Operating Temperature | 0°C |
| Subcategory | Clock Drivers |
| Terminal Position | DUAL |
| Terminal Form | GULL WING |
| Peak Reflow Temperature (Cel) | 260 |
| Number of Functions | 1 |
| Supply Voltage | 3.3V |
| Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
| Pin Count | 16 |
| Qualification Status | Not Qualified |
| Supply Voltage-Max (Vsup) | 3.465V |
| Power Supplies | 3.3V |
| Temperature Grade | COMMERCIAL |
| Number of Circuits | 1 |
| Frequency (Max) | 250MHz |
| Output Characteristics | 3-STATE |
| Input | LVTTL |
| Logic IC Type | LOW SKEW CLOCK DRIVER |
| Number of True Outputs | 4 |
| Number of Inverted Outputs | 4 |
| Length | 5mm |
| Width | 4.4mm |
| Thickness | 1mm |
| RoHS Status | RoHS Compliant |
| Lead Free | Lead Free |
| Factory Lead Time | 7 Weeks |
| Contact Plating | Tin |
| Mount | Surface Mount |
854105AGLF Overview
It is available in the case TSSOP for this cut smart buffer. There is a maximum value of 250MHz for normal operation. 16 terminations have been recorded. Supply voltages of 3.3V are capable of achieving high efficiency. Its recommended mounting way is Surface Mount. There is a pin count of 16 on timeing clock. For operation, 16 pins are used. The clock divider is located in Clock Drivers. For maintaining reliability, it should be operated at a temperature of 0°C. It is possible to achieve stable operation by setting the maximum operating temperature to 70°C. There is 3.465V maximum supply voltage (Vsup). A logic IC with a value of LOW SKEW CLOCK DRIVER is used for this application. A supply of 3.3V volts is needed to power it. There are currently 4 true outputs available in the system.
854105AGLF Features
16 terminations
Clock Drivers subcategory
logic IC type of LOW SKEW CLOCK DRIVER
854105AGLF Applications
There are a lot of Integrated Device Technology (IDT) 854105AGLF Clock Buffers & Drivers applications.
- Fibre channel (FC)
- Ultra Mobile PC (UMPC)
- Peak detection
- Hardware accelerator
- Consumer Electronics
- Patient diagnosis
- Synchronous optical network (SONET)
- Cell Phone (UMTS/WCDMA/GSM)
- Backplane
- DDR4 JEDEC standard LRDIMM design
