Products
Manufacturer
RFQ
NEWS
Contact74FCT3807APYG
1 Circuit 100MHz 3.3V Clock Buffer DUAL 20 Pins SSOP
- Manufacturer: Integrated Device Technology (IDT)
- NO: 378-74FCT3807APYG
- Package: SSOP
- Datasheet:
- Stock: 3092
- Description: 1 Circuit 100MHz 3.3V Clock Buffer DUAL 20 Pins SSOP(Kg)
- Delivery:
- Payment:
In Stock
Please send RFQ , we will respond immediately.
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
.png)
You may place an order without registering to Chip Smart.
We strongly suggest you sign in before purchasing as you
can track your order in real time.
For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.
RFQ (Request for Quotations)It is recommended to request for quotations to get the latest
prices and inventories about the part.
Our sales will reply to
your request by email within 24 hours.
1. You'll receive an order information email in your inbox.
(Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some
extent, the sales manager is going to reconfirm the order and let you know if there
are any updates.
Shipping starts at $40, but some countries will exceed $40. For
example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time
zone and country.
Currently, our products are shipped through DHL, FedEx, SF, and UPS.
Delivery TimeOnce the goods are shipped, estimated delivery time depends on the shipping methods you chose:
FedEx International, 5-7 business days.
The following are some common countries' logistic time.
| Parameters | |
|---|---|
| Factory Lead Time | 7 Weeks |
| Contact Plating | Tin |
| Mount | Surface Mount |
| Package / Case | SSOP |
| Number of Pins | 20 |
| Published | 2009 |
| JESD-609 Code | e3 |
| Pbfree Code | yes |
| Part Status | Active |
| Moisture Sensitivity Level (MSL) | 1 |
| Number of Terminations | 20 |
| ECCN Code | EAR99 |
| Max Operating Temperature | 70°C |
| Min Operating Temperature | 0°C |
| Subcategory | Clock Drivers |
| Technology | CMOS |
| Terminal Position | DUAL |
| Terminal Form | GULL WING |
| Peak Reflow Temperature (Cel) | 260 |
| Number of Functions | 1 |
| Supply Voltage | 3.3V |
| Terminal Pitch | 0.65mm |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Pin Count | 20 |
| Number of Outputs | 10 |
| Output Type | TTL |
| Operating Supply Voltage | 3.3V |
| Temperature Grade | COMMERCIAL |
| Number of Circuits | 1 |
| Max Supply Voltage | 3.6V |
| Min Supply Voltage | 3V |
| Nominal Supply Current | 15.5mA |
| Propagation Delay | 4.3 ns |
| Quiescent Current | 10μA |
| Turn On Delay Time | 4.3 ns |
| Frequency (Max) | 100MHz |
| Family | FCT |
| Output Characteristics | 3-STATE |
| Input | LVTTL |
| Logic IC Type | LOW SKEW CLOCK DRIVER |
| Max I(ol) | 0.024 A |
| Same Edge Skew-Max (tskwd) | 0.35 ns |
| Length | 7.2mm |
| Width | 5.3mm |
| Thickness | 1.73mm |
| Radiation Hardening | No |
| RoHS Status | RoHS Compliant |
| Lead Free | Lead Free |
74FCT3807APYG Overview
The clock divider is packaged in a SSOP case. The maximum value for normal operation is 100MHz. It contains 20 terminations. The supply voltage of 3.3V can be used to achieve high efficiency. It is placed in the way of Surface Mount. The clock buffer contains 20 pins. A 20 pin is used for operation. The circuit clock is contained in Clock Drivers. For maintaining reliability, it should be operated at a temperature of 0°C. Having a maximum operating temperature of 70°C enables stable operation. The gadget belongs to the FCT family of clock buffers. An IC with a value of LOW SKEW CLOCK DRIVER is used in this project as a logic chip. The default setting of this field is to output 10. A maximum of 3.6V V can be supplied to it. With the source voltage at 3V, it is possible to operate with a low voltage source. It is recommended that the supply voltage be kept at 3.3V for maximum efficiency. The clock divider consumes 10μA quiescent current, and it is unaffected by external factors. When configuring the output, TTL is used.
74FCT3807APYG Features
20 terminations
Clock Drivers subcategory
logic IC type of LOW SKEW CLOCK DRIVER
74FCT3807APYG Applications
There are a lot of Integrated Device Technology (IDT) 74FCT3807APYG Clock Buffers & Drivers applications.
- Switch
- Line receiver and signal recovery
- High-speed flip-flop
- FPGA
- Wireless infrastructure equipment
- Window comparator
- Synchronous digital system
- High-performance workstation
- DDR4 JEDEC standard RDIMM design
- Clock signal level shifting
